In most previous reports on Al-gated n-GaN/ SiO 2 metal-oxide-semiconductor (MOS) structures, the work-function difference between Al and n-GaN ͑ ms ͒ has been chosen as 0 V by assuming that the work function of the Al gate and n -GaN are both 4.1 eV. In this letter, ms is determined as ϳ0.1 V using Al-gated n-GaN/ nitrided-thin-Ga 2 O 3 / SiO 2 MOS capacitors by measuring flatband voltage as a function of oxide thickness. Formation of an ultrathin ͑ϳ0.6-nm-thick͒ Ga 2 O 3 layer on n-GaN prior to the deposition of SiO 2 is important to prevent uncontrolled parasitic oxidation of the n-GaN surface and possibly reduces the interface dipole between n-GaN and SiO 2 .
In most previous reports on Al-gated n-GaN/ SiO 2 metal-oxide-semiconductor (MOS) structures, the work-function difference between Al and n-GaN ͑ ms ͒ has been chosen as 0 V by assuming that the work function of the Al gate and n -GaN are both 4.1 eV. In this letter, ms is determined as ϳ0.1 V using Al-gated n-GaN/ nitrided-thin-Ga 2 O 3 / SiO 2 MOS capacitors by measuring flatband voltage as a function of oxide thickness. Formation of an ultrathin ͑ϳ0.6-nm-thick͒ Ga 2 O 3 layer on n-GaN prior to the deposition of SiO 2 is important to prevent uncontrolled parasitic oxidation of the n-GaN surface and possibly reduces the interface dipole between n-GaN and SiO 2 In most previous reports on Al-gated n-GaN metaloxide-semiconductor (MOS) structures, 1,2 the work-function difference between metal and semiconductor ͑ ms ͒ has been chosen as 0 V by assuming that the work function of the Al gate and n-GaN are both 4.1 eV. The theoretical capacitance-voltage ͑C-V͒ curves for Al-gated n-GaN MOS capacitors have been drawn with this assumption. Although the exact value of ms must be known to determine the fixed oxide charge density ͑Q f ͒ and little is known about the work function of GaN, there has been no effort to measure ms using n-GaN MOS structures. In this letter, we report ms as determined from the flatband voltage of Al-gated n-GaN/ nitrided-thin-Ga 2 O 3 / SiO 2 MOS capacitors with various gate oxide thicknesses by applying V fb = ms − Q f t ox / ox , where V fb is the flatband voltage, ox is the dielectric constant of SiO 2 , and t ox is the oxide thickness. 3 Two underlying assumptions are (i) absence of mobile and bulk oxide charge, and (ii) equal Q f in samples with different t ox . The nitrided-thin-Ga 2 O 3 layer (ϳ0.6 nm thick) was prepared on n-GaN prior to the deposition of SiO 2 to prevent parasitic subcutaneous oxidation during the latter. 4, 5 A homoepitaxial Fe-doped insulating GaN buffer/ unintentionally doped GaN template/Si-doped GaN structure was grown on sapphire by metalorganic chemical vapor deposition. The bulk carrier density of the Si-doped GaN layer was 3.3ϫ 10 17 cm −3 . The n-GaN samples were etched in a 1:5 NH 4 OH: H 2 O solution at 80°C for 15 min, oxidized by remote O 2 / He plasma at 0.3 Torr for 30 s to form a thin ͑ϳ0.6 nm͒ Ga 2 O 3 film at the surface, and the resulting structure was nitrided by remote N 2 / He plasma at 0.3 Torr for 90 s. 5, 6 In situ SiO 2 deposition was then performed by remote plasma-enhanced chemical vapor deposition (RPECVD) with 2 % -SiH 4 in He and an O 2 / He gas mixture. 5, 6 For all remote plasma processing, substrate temperature was 300°C and rf power was 30 W at 13.56 MHz. After SiO 2 deposition, the samples were rapid-thermal annealed at about 900°C for 30 s in Ar. A 300-nm-thick Al layer was evaporated onto samples with various thicknesses of SiO 2 and gates were defined using a conventional litho-graphic process. Postmetallization annealing was performed at 400°C for 30 min in forming gas ͑N 2 /H 2 ͒. Electrical properties of the MOS capacitors on n-GaN were investigated using an HP 4284A precision inductance-capacitanceresistance meter. The area of devices under test was ͑1-4͒ ϫ 10 −4 cm 2 . Figure 1 shows measured and simulated C -V curves for capacitors with various equivalent oxide thickness (EOT). The C -V curves were measured at 1 MHz and 25°C in the dark, and the gate voltage ͑V G ͒ was swept from positive to negative. The measured C -V curves show clear deep depletion behavior, and are well described by simulated C -V curves without inversion. The net donor concentration ͑N D ͒ in n-GaN was calculated as ͑3.9-4.2͒ ϫ 10 17 cm −3 from the range of the C -V curves in which the plot of 1 / C 2 -V showed linear behavior. In the evaluation of expressions for the theoretical C -V curves, 3 the same fundamental constants as in a previous report 1 were used. Simulated ideal C -V curves (without interface states and Q f ) were shifted to the negative voltage direction until they showed good agreement with experimental data. Discrepancy between measured and simulated C -V curves is ascribed to stretch-out of the measured data due to emission of electrons trapped in interface a) states. The C -V hysteresis window (retrace from negative to positive V G ) at flatband capacitance was −0.5 V for the sample with 20.3 nm of EOT, and 10-50 times lower for the other samples. Figure 2 shows the density of interface states ͑D it ͒ as a function of energy from the conduction band edge ͑E c ͒ for the sample with 9.4 nm of EOT. D it was evaluated using (i) the ac conductance, and (ii) the high-low frequency methods. 3, 5 The inset shows the frequency dependence of C -V characteristics. V G (−1.1 V for this sample) at which the C -V curves at 1 kHz and 1 MHz showed the maximum capacitance difference ͑⌬C max ͒ was used to determine the energy level at which the minimum D it can be extracted without underestimation. 5 For V G below −1.1 V ͑E − E C Ͻ −0.3 eV͒, the extracted D it rapidly decreases due to the increased time constant for electron emission from interface states. The actual D it is higher than estimated using this highlow frequency method because 1 kHz is not sufficiently low to allow a response from slow interface traps. D it directly determined from ⌬C max , however, is useful to compare different samples. While the minimum D it of the sample with 20.3 nm of EOT is 9 ϫ 10 11 cm -2 eV −1 , the minimum D it of other samples is in the range of ͑2-6͒ ϫ 10 11 cm −2 eV −1 . Figure 3 shows linear fits to the V fb -EOT data (i) excluding, and (ii) including the point at 20.3 nm EOT. Displayed error bars are the standard deviations of V fb measured for different capacitors on each sample. The standard deviation of EOT is below ±1% of EOT for each sample. Note that the sample showing 20.3 nm of EOT presented higher D it and wider hysteresis window than other samples. Sequential etching of SiO 2 could be considered to produce samples with different EOT and the same D it . From the linear fits to the data (i) excluding, and (ii) including the point at 20.3 nm EOT, ms and the effective number of oxide fixed charge ͑N f ͒ were determined as (i) 0.13± 0.09 V and ͑1.01± 0.11͒ ϫ 10 12 cm −2 , and (ii) 0.17± 0.20 V and ͑0.97± 0.22͒ ϫ 10 12 cm −2 , respectively. Q f extracted from the slope is the effective Q f , which is the sum of true Q f and interface trapped charge. 7 In the case of MOS capacitors on an n-type substrate at V fb , most of the interface states will be occupied by electrons. Such electrons in acceptor-type interface states appear as negative Q f . The effective Q f is positive, so that the true N f is the sum of effective N f and the number of electrons in acceptor-type interface states. The extracted values of Q f are several times higher than the minimum D it (in the range of low-to mid-10 11 cm −2 eV −1 ) and typical Q f for the same RPECVD SiO 2 films on Si. Considering such high value of Q f , we speculate that the major amount of Q f is located at the Ga 2 O 3 -SiO 2 interface rather than at the GaN-Ga 2 O 3 interface or in bulk SiO 2 . When the plot of V fb versus thickness of SiO 2 film, or EOT subtracted by 0.6 nm, was fit excluding the 20.3-nm-thick sample (not shown), ms and effective N f were 0.10± 0.09 V and ͑1.01± 0.10͒ ϫ 10 12 cm −2 .
Controversy remains concerning Fermi level pinning at the n-GaN/ SiO 2 interface (Ref. 8 and references therein). Irreproducible n-GaN-SiO 2 interfaces are due to parasitic subcutaneous oxidation of the GaN surface during SiO 2 film deposition. 4, 5 Such uncontrolled interfacial Ga 2 O 3 formation during SiO 2 film deposition and postdeposition annealing steps results in interface defects. The controlled ultrathin Ga 2 O 3 layer is crucial to prepare n-GaN MOS devices with a low density of interface defects. 5, 6 A direct n-GaN-SiO 2 interface (without detectable Ga 2 O 3 ) was prepared by annealing the substrate at 860°C for 15 min in a NH 3 atmosphere and depositing an ultrathin Si sacrificial layer, which was then oxidized. 9 Using ultraviolet photoemission spectroscopy (UPS), the conduction band offset and interface dipole of this direct n-GaN-SiO 2 interface were deduced as 3.6 and 1.8 eV, respectively. There is no report on an MOS capacitor using this direct n-GaN-SiO 2 interface. If the work function of Al and the electron affinity of SiO 2 are taken as 4.1 and 1.1 eV, respectively, ms for the direct n-GaN-SiO 2 MOS structure with Al gate should be −0.6 V. The difference in ms between −0.6 V for the direct n-GaN-SiO 2 structure and ϳ0.1 V for our n-GaN/ nitrided-thin-Ga 2 O 3 / SiO 2 MOS capacitors [which is close to the value assumed ͑0 V͒ in most previous work concerning MOS capacitors on n-GaN] can be ascribed to a reduced interface dipole between the ionic n-GaN substrate and the covalent SiO 2 film due to the interfacial Ga 2 O 3 . A detailed discussion will be possible after we determine the conduction band offset between n-GaN and nitrided-thin-Ga 2 O 3 / SiO 2 by UPS following the approach in Ref. 9 . In summary, ms for Al-gated n-GaN/ nitridedthin-Ga 2 O 3 / SiO 2 MOS capacitors was determined as ϳ0.1 V from a linear fit to the V fb -EOT plot. The minima D it were in the range of ͑2-6͒ ϫ 10 11 cm −2 eV −1 , exception being made to the sample with 20.3 nm EOT. The major amount of Q f should be located at the Ga 2 O 3 -SiO 2 interface. The formation of an ultrathin ͑ϳ0.6-nm-thick͒ Ga 2 O 3 layer on n-GaN prior to the deposition of SiO 2 , which is crucial to prevent uncontrolled parasitic oxidation of the n-GaN surface, 5, 6 can possibly reduce the interface dipole between the ionic GaN substrate and the covalent SiO 2 film. This work is supported by the ONR, AFOSR, SRC, and i-Sematech/SRC Front End Processes Center. 1
